Full metadata record
DC FieldValueLanguage
dc.contributor.authorBurwick, Christiande
dc.contributor.authorGoser, Karlde
dc.contributor.authorThomas, Marcde
dc.date.accessioned2004-12-06T12:55:57Z-
dc.date.available2004-12-06T12:55:57Z-
dc.date.created2000de
dc.date.issued2004-05-12de
dc.identifier.urihttp://hdl.handle.net/2003/2728-
dc.identifier.urihttp://dx.doi.org/10.17877/DE290R-5181-
dc.description.abstractThis paper focuses on electronic design at circuit level. The use of evolutionary algorithms to this application is discussed and a trade off to existing approaches is investigated. The design and analyzing task at this level is described in detail. As example a 1-bit full adder design in static CMOS is inspected with regard to power consumption and delay. In algorithmic scope both, single- and multi-objective optimization are regarded here. Finally some concluding remarks are given in section 6. ircuit Optimization Electronic design at circuit-level is a numeric adjustment process to meet constraints and goals on a fixed structure. Parameter extraction and variation, simulation, and resulten
dc.format.extent152926 bytes-
dc.format.extent481757 bytes-
dc.format.mimetypeapplication/pdf-
dc.format.mimetypeapplication/postscript-
dc.language.isoende
dc.publisherUniversität Dortmundde
dc.subject.ddc004de
dc.titleCircuit Analysis and Design using Evolutionary Algorithmsen
dc.typeTextde
dc.type.publicationtypeworkingPaper-
dcterms.accessRightsopen access-
Appears in Collections:LS 10 Software-Technologie

Files in This Item:
File Description SizeFormat 
85.pdfDNB149.34 kBAdobe PDFView/Open
85.ps470.47 kBPostscriptView/Open


This item is protected by original copyright



This item is protected by original copyright rightsstatements.org