Authors: Basu, Anupam
Leupers, Rainer
Marwedel, Peter
Title: Register-Constrained Address Computation in DSP Programs
Language (ISO): en
Abstract: This paper describes a new code optimization technique for digital signal processors (DSPs). One important characteristic of DSP algorithms are iterative accesses to data array elements within loops. DSPs support efficient address computations for such array accesses by means of dedicated address generation units (AGUs). We present a heuristic technique which, given an AGU with a fixed number of address registers, minimizes the number of instructions needed for array address computations in a program loop.
Issue Date: 1998-07-02
Provenance: Universität Dortmund
Appears in Collections:Entwurfsautomatisierung für Eingebettete Systeme

Files in This Item:
File Description SizeFormat 
1998-date-BLM.ps96.75 kBPostscriptView/Open
date-blm.pdf131.45 kBAdobe PDFView/Open

This item is protected by original copyright

If no CC-License is given, pleas contact the the creator, if you want to use thre resource other than only read it.