Ein Speicher-Hierarchie Profiler mit Virtex-FPGAs und PowerPCs

dc.contributor.authorCordes, Daniel
dc.contributor.authorFalarz, Arthur
dc.contributor.authorGattmann, Michael
dc.contributor.authorHanloh, Sebastian
dc.contributor.authorJung, Matthias
dc.contributor.authorKatriniok, Alexander
dc.contributor.authorKleinsorge, Jan
dc.contributor.authorMilewski, Alexander
dc.contributor.authorPucyk, Thomas
dc.contributor.authorRotthowe, Felix
dc.contributor.authorSchmoll, Florian
dc.contributor.authorWonneberger, Stefan
dc.date.accessioned2008-02-19T12:18:26Z
dc.date.available2008-02-19T12:18:26Z
dc.date.issued2008-02-19T12:18:26Z
dc.identifier.urihttp://hdl.handle.net/2003/25039
dc.identifier.urihttp://dx.doi.org/10.17877/DE290R-15818
dc.language.isodede
dc.subject.ddc004
dc.titleEin Speicher-Hierarchie Profiler mit Virtex-FPGAs und PowerPCsde
dc.typeTextde
dc.type.publicationtypeStudyThesisde
dcterms.accessRightsopen access

Files

Original bundle
Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
PG496_Endbericht.pdf
Size:
5.71 MB
Format:
Adobe Portable Document Format
Description:
DNB
License bundle
Now showing 1 - 1 of 1
No Thumbnail Available
Name:
license.txt
Size:
1.92 KB
Format:
Item-specific license agreed upon to submission
Description: