Full metadata record
DC FieldValueLanguage
dc.contributor.authorDömer, Rainerde
dc.contributor.authorLandwehr, Birgerde
dc.contributor.authorMarkhof, Ingolfde
dc.contributor.authorMarwedel, Peterde
dc.date.accessioned2004-12-06T12:57:03Z-
dc.date.available2004-12-06T12:57:03Z-
dc.date.created1997de
dc.date.issued1998-07-04de
dc.identifier.urihttp://hdl.handle.net/2003/2748-
dc.identifier.urihttp://dx.doi.org/10.17877/DE290R-15826-
dc.description.abstractRegister-Transfer (RT-) level netlists are said to be isomorphic if they can be made identical by relabeling RT-components. RT-netlists can be generated by architectural synthesis. In order to consider just the essential design decisions, architectural synthesis should consider only a single representative of sets of isomorphic netlists. In this paper, we are using netlist isomorphism for the very first time in architectural synthesis. Furthermore, we describe how an integer-programming (IP-) based synthesis technique can be extended to take advantage of netlist isomorphism.en
dc.format.extent184146 bytes-
dc.format.extent429571 bytes-
dc.format.mimetypeapplication/pdf-
dc.format.mimetypeapplication/postscript-
dc.language.isoende
dc.publisherUniversität Dortmundde
dc.subject.ddc004de
dc.titleExploiting Isomorphism for Speeding-Up Instance-Binding in an Integrated Scheduling, Allocation and Assignment Approach to Architectural Synthesisen
dc.typeTextde
dc.type.publicationtypereport-
dcterms.accessRightsopen access-
Appears in Collections:Entwurfsautomatisierung für Eingebettete Systeme

Files in This Item:
File Description SizeFormat 
chdl.ps419.5 kBPostscriptView/Open
chdl.pdf179.83 kBAdobe PDFView/Open


This item is protected by original copyright



This item is protected by original copyright rightsstatements.org